Abstract
A butterfly interconnection method is used to obtain a 2x2 bit multiplier. THe method is extended to achieve sequential logic operations. A multibit parallel-in parallel-out shift register is designed as an example, using such sequential logic elements.